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Abstract
The paper describes the idea of VHDL-based synthesis of asynchronous control
circuits from Signal Transition Graphs. A set of VHDL representation forms is
dened which allow the designer: (1) to interact with the synthesis process more
closely, using the full range of tools (simulation, visualization etc.) available in
VHDL environments; (2) to transition between the forms smoothly, sometimes using
\mixed" forms, thus eciently combining partial logic circuit implementations with
event-based descriptions of the surrounding parts.
Topics: Synthesis (VHDL in Synthesis); Specication and modeling methodologies;
Simulation
1 Introduction
There has been a rise of interest in asynchronous circuit design in the last decade. As
IC features scale down and the speed of components grows, it becomes more problematic
to distribute clock across the entire chip without slowing it down in order to mitigate
the eect of skew. Furthermore, asynchronous circuits have lent themselves to low power
applications [11, 1] due to their inherent ability to operate \on change", that is save power
when input data does not change.
There are however certain diculties with which asynchronous design emerges as a
common way to synthesize and implement VLSI logic. A set of recently developed meth-
ods and software tools for asynchronous (control) logic design can be subdivided into two
major groups. One is the so-called circuit compilation approach, the most vivid example
being K. van Berkel's VLSI programming using TANGRAM [12]. The latter is essen-
tially a syntax-directed translation of a process-algebraic behavioural specication into
an interconnection of building blocks called handshake circuits. This method produces
implementations that are delay-insensitive (operate independently of gate and wire de-
lays) or quasi-delay-insensitive (dependent on wire delays though assume that the wire
forks are isochronic). The other group forms a logic synthesis approach, in which the
implementation is extracted from its behavioural description by means of deriving logic
equations, normally through the state graph and logic minimization. This approach is
exemplied by synthesis from Signal Transition Graphs (STGs) and related models (re-
lated tools include SIS [7], ASSASSIN [13] and FORCAGE [2]). Within this method one
can either obtain a speed-independent circuit [2] or a circuit operating correctly under
bounded gate and wire delays [7].

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The direct compilation approach often produces implementations which are area and
time inecient. The price paid for optimality attainable within the logic synthesis ap-
proach is complexity of synthesis procedures. The latter involve solving the so-called
Complete State Coding (CSC) problem [4] and nding decomposition of complex gates
into the logic architecture available in a particular implementation technology. In prac-
tice, the real eciency (as opposed to a potential one) can only be gained if the designer
admits to take a more active role in the synthesis process. For example, when solving the
CSC problem for an STG model of a circuit, the designer, to overcome certain limitations
of the tools, needs to be able to manipulate intermediate representations, e.g., insert new
state signals, constrain concurrency, change the order of signal transitions, simulate and
visualize their dynamic behaviour under specic delay settings etc. The existing methods
and tools suer from being too specic to their formalisms and internal problems. These
tools also have diculty in working with mixed descriptions, like partial logic imple-
mentations surrounded by behavioural (event-based) parts. The latter is important, for
example, in designing circuits with logic gates and (internally analogue) mutual exclusion
elements.
There exists one more reason of our interest in new descriptive means. Since we permit
insertion of new state signals, why cannot we also manipulate their quantity and placement
to optimize the implementation? Sometimes even increasing the number of new signals
can result in smaller (as in the example below) or faster circuit, as well as in its ability
to t in the given element library. This idea, published in [8, 9], cannot be successfully
developed without use of graphical and/or textual descriptions supported by interactive
transformations. In this paper, we discuss only the means of textual description.
An average logic designer invariably gets accustomed to the descriptive means sup-
ported by the commercial tools of wider usage. Most such tools today extensively rely on
VHDL as a high-level behavioural and structural capture language. We therefore perceive
that a way to wider acceptance of asynchronous logic synthesis tools lies through a more
standardized interface to them. This paper presents one such attempt by embedding a
series of representations inherent in the process of synthesizing logic from an STG model
into a set of VHDL forms. Such forms can be put into an order allowing a exible transfer
from one form to another. They reect the natural process of converting a truly event-
based view of the synthesized system, typical for the initial stage of the logic design, to
its functional or structural view. The forms have been implemented within a package
called Vtaxogram, tailored to a VHDL environment through a number of extensions, such
as the VHDL function event (see Section 3.2). All forms allow the use of standard VHDL
facilities, such as compiler, simulator, hierarchical navigator etc. We illustrate these forms
and links between them using a fairly simple example (from the SIS benchmark
1
) of a
2-phase-to-4-phase handshake convertor. Most of the STGs examples from the SIS bench-
mark have been successfully synthesized by inserting some auxiliary signals. Analysis of
VHDL specications for these examples demonstrates that VHDL environment can be
successfully used by the designer during interactive synthesis.
The remainder of the paper is organized as follows. Section 2 provides some back-
ground for the problems of logic synthesis from STG-like specications. Section 3 outlines
the use of VHDL in logic synthesis, as facilitated by Vtaxogram. Section 4 introduces the
VHDL forms and their place in the conversion of STGs to logic implementations. Con-
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clusions are drawn in Section 5.
2 Background: Logic Synthesis from STGs
We briey and informally introduce Signal Transition Graphs (for a more comprehensive
introduction see, e.g., [4]). A Signal Transition Graph (STG) is a graphical model of
behaviour of an asynchronous control circuit. This model is basically an interpreted
Petri net , whose transitions (also called events) are annotated with (input/output) signal
transitions in the form +X and  X, which stand for the rising and falling edge of a
binary signal X. Places of such a Petri net are often shown implicitly in STGs, simply
by corresponding ow-relation arcs, if the place have one predecessor and one successor
transition. In the latter case, the marking of the place is shown by putting a token
directly on its arc. An STG, as a Petri net, generates dynamic behaviour by means of
ring transitions and changing its marking. A transition is enabled when each predecessor
place (or arc in the \shorthand" notation) has at least one token. An enabled transition
may re, whereby one token is removed from each predecessor place and one token is added
on each successor place. An example of STG will be shown in Figure 2(b). STGs are
eectively a formal way to depict timing diagrams, the latter being a graphical notation
for signal waveforms. Timing diagrams are comfortably used by most logic designers but
unlike STGs, they are informal and need extra notation or commentary to adequately
reect such paradigms of asynchronous behaviour as concurrency, choice and conicts.
All such paradigms are easily captured by STGs.
It is essential
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for STG implementation that the state of an STG is completely dened
by the marking of its underlying Petri net, whereas the binary encoding of the marking
in terms of its signals may be inconsistent or not unique. A state graph, produced by an
STG, is said to be consistently encoded (or simply the STG is consistent) if we can label
each state with a binary vector of the STG signals in correspondence with the signs of
the labels of transitions enabled in the state. It is known that any consistent STG can be
implemented in logic, so that the logic circuit exhibits behaviour equivalent to that of its
STG [3]. The implementation may however have additional, internal state signals, which
must be introduced into the original STG because the latter may not satisfy another part
of the implementability condition { Complete State Coding (CSC) [4, 3]. An STG is said
to violate the CSC condition if it has a pair of dierent states (markings) with the same
encoding but with dierent non-input signals enabled in them.
The consistency and CSC conditions only guarantee the derivability of Boolean equa-
tions from the STG. These equations may however be too complex to be implemented
within a particular implementation architecture (logic gate basis). In the latter case more
constraints are imposed on the STG and its state graph. To satisfy these constraints, the
synthesis procedure must further manipulate the STG, by adding more signals and/or
changing the original order of transitions. Modern tools do not fully support ensuring the
CSC and other conditions. These problems are generally exponential, but the heuristics
used in the tools are often not powerful enough, so the designer must have an easy access
to the representations to perform such manipulations. In the following sections we de-
scribe a set of VHDL-compatible STG representation forms that have been supported by
the Vtaxogram package to facilitate synthesis of asynchronous control circuits in VHDL
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environment.
3 Use of VHDL
In this section, we focus our attention on the problem of using VHDL in logic synthesis.
As the designer gets closer to the nal logic circuit, he or she increasingly begins to
think about such pragmatic issues as simulation (e.g., visualizing the functionality of the
dynamic behaviour of the models), correction of the derived Boolean functions or circuit,
renement and decomposition (e.g., including, if necessary, some auxiliary transitions
and signals). It would be right to use for synthesis the same environment which the
designer is accustomed to when working with standard (not necessarily asynchronous)
logic design. Thus, we come to the problem of using the VHDL simulator, compiler,
hierarchical navigator etc. in asynchronous logic synthesis. The overall framework with
which we approach such synthesis is shown in Figure 1. We assume the logic designer
eventually to make use of the state-of-the-art STG-based synthesis tools, such as SIS
etc., but through the VHDL environment. All theoretically sophisticated algorithms and
methods are hidden from the designer by such a \shell" of dierent representation forms
dened in the following sections. The use of the VHDL language is a key point in this
approach. A number of interfaces have to be implemented to the actual logic synthesis
\engines". At the moment, some of such interfaces are already implemented within the
Vtaxogram package.
VHDL (MIV) form
Marked Indexed
VHDL (NIV) form
Non-marked Indexed
VHDL (EV) form
Equations 
STG model
High-level
description
Non-marked non-indexed
VHDL (NNV) form
Implementation
Logic
Circuit Designer
Signal
waveforms
VHDL Environment
STG-based Logic Synthesis Methods and Tools
VHDL-based Asynchronous Logic Synthesis (Vtaxogram)
(SIS, ASSASSIN,FORCAGE)
Figure 1: Overview of VHDL-based logic-level synthesis
We assume that the order of signal transitions required to be implemented in the
control circuit is specied by an STG, which denes causal relationship between events.
For representation of an STG and deriving equations from it we will use, as a basis, VHDL
statements of the following format:
if < condition > then < signal transitions > end if; (1)
Note that such representation is somewhat similar to synchronized transitions used in
[10] for design.
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3.1 Why a single process?
In order to represent an arbitrary concurrent asynchronous behavior all VHDL statements
dened by (1) must be executed in parallel, causality thus being determined completely
by their conditions. Actually, VHDL gives two alternatives to describe parallelism. We
can either use a separate process for each linear sequence of transitions or include all of
them into a single process with a sensitivity list. The latter is possible because the order
of signal transitions depends on the conditions and delays of transitions rather than on
the order of statements (1) inside a process. We prefer to use the second form because
the rst one may face with some problems of conict resolution, i.e., when transitions of
the same signal take place inside dierent processes, being a priori parallel to each other
in VHDL . It does not preclude the designer to use two or more processes (e.g., one for
modelling a circuit and the other for an environment).
3.2 Vtaxogram package
We will use assignment statements for the description of signal transition in the eld of
< signal transitions > and use VHDL attribute
0
event as a part of the guard in the eld
of < condition > of statement (1). For example, one can use statement
ifX
0
event andX = 1 then Y <=
0
0
0
after d
Y
; end if; (2)
to specify the causal dependence of transition  Y on transition +X where d
Y
is the delay
of transition  Y . Such a description can be shortened with the aid of our VHDL package
Vtaxogram, which permits to write
if event(+X) then Y <=
0
0
0
after d
Y
; end if; (3)
instead of (2) (see also Table 1).
Synchronization and merging points between any two or more control ows are repre-
sented in the third and fourth rows of the middle box of Table 1. Note that synchronization
corresponds to AND causality, normally dened by STG transitions, while merging to OR
causality, dened by STG places. Describing an STG (e.g., see Figure 2) we will also use
superscripts (i.e., upper indexes) in order to dierentiate one transition +R
i
occurrence
from another: +R
1
i
, +R
2
i
. The Vtaxogram package uses records with two elds to repre-
sent indexed signal transitions: the rst (value) is of the bit type , the second (index , e.g,
the transition's occurrence number) is integer. Typical conditions for indexed signals are
represented in the lower box of the table 1.
3.3 \Smooth" transitions between VHDL forms
There are some dierences between an STG which species the required circuit's behaviour
and a set of Boolean equations, specifying the nal logic of the synthesized circuit. Firstly,
the STG uses marking which acts as a (local) memory to distinguish one state from
another. The circuit may be free of any kind of memory, or even without a signal feedback
at all. Secondly, it is reasonable to use indexes to dierentiate one occurrence of a signal
transition from another occurrence. Yet, there is neither a natural equivalent of such an
index (which is a truly behavioural identier rather than functional) in Boolean equations
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Table 1: Typical VHDL conditions and their reductions by Vtaxogram package
Original VHDL conditions The same reduced by Commentaries
Vtaxogram package
X
0
event and X =
0
0
0
event( X) Falling edge of X
X
0
event and X =
0
1
0
event(+X) Rising edge of X
(X
0
event or Y
0
event or : : : ) event( X and Synchronization  X
and (X =
0
0
0
and +Y and : : : ) with +Y and so on
Y =
0
1
0
and : : : )
(X
0
event and X =
0
0
0
) or event( X or Merging  X
(Y
0
event and Y =
0
1
0
) or : : : +Y or : : : ) with +Y and so on
X
0
event and X = (
0
0
0
; i) event(X   i) i-th falling edge of X
X
0
event and X = (
0
1
0
; i) event(X + i) i-th rising edge of X
(X
0
event or Y
0
event or : : : ) event(X   i and Synchronization
and (X = (
0
0
0
; i) and Y + j and : : : )  X
i
with +Y
j
Y = (
0
1
0
; j) and : : : ) and so on
(X
0
event and X = (
0
0
0
; i)) or event(X   i or Merging  X
i
(Y
0
event and Y = (
0
1
0
; j)) or : : : Y + j or : : : ) with +Y
j
and so on
nor a natural physical mechanism for its implementation, saving perhaps on encoding it
by binary signals, which is not always optimal.
The main idea here is to make transformations of an STG to equations smoothly, by
gradual getting rid of the \behavioural identication" used in the STG. We thus, rstly,
excise the notion of marking and then that of indexing. The designer may interfere into
the design process at all transformation steps. Indeed, there is usually a wide choice of
possible transformations, with a dramatic impact on the shape of nal equations. VHDL
is used for all such forms.
Another aspect of interactively assisted conversion is the fact that we ought to provide
an opportunity to make such transformations for all signals as mutually independent as
possible. For example, the behaviour of one signal could be represented in the marked
form with indexes, like in an STG, while some other signals could be represented in the
form of Boolean equations.
4 From STG to equations: VHDL forms
In this section we dene the main VHDL representation forms showing their role in
interactive logic-level synthesis from STGs. For the sake of clarity, we constrain our
consideration by a simple example of an STG (see Figure 2). This example does not
reect all possible notational features available in the Vtaxogram package. For example,
the full power of STGs also requires use of the VHDL case statement, to describe free
(environmental) choice, and conditions like X =
0
1
0
, being sensitive to levels of (input)
signals (depicted by self-loop arcs in STGs) rather than to their transition. We also avoid
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using an excessive formalism in the sequel.
Ri
Ao
Ri
Ao
Ro
Ai
+Ai/1 -Ro/1
-Ao/1
-Ai/1
+Ri/1
+Ro/1 +Ai/2 -Ro/2
+Ao/1
-Ai/2
-Ri/1
+Ro/2
(a) 
(b)
Ro
Ai
to
4-phase
2-phase
convertor
Figure 2: The converta example: (a) Structural view and timing diagram; (b) Signal
Transition Graph
4.1 Marked indexed VHDL form for STG (MIV)
Under the above constraints, an STG
3
can be considered as a triple of sets: T is the
set of transitions like +X
i
,  X
i
, where X is name of signal, i is the index (occurrence
number) of the signal transition; A is the set of arcs (A  TT ) being able to be marked;
M , (M  A) is the set of initially red or marked arcs.
The convertor example has two input signals A
i
, R
i
and two output signals A
o
, R
o
. Let
all transitions of these signals take place inside a single process by the reasons discussed
above in Section 3.1. The specication below, which we call the marked indexed VHDL
(MIV) form or architecture, represents the behavior of the STG. (For brevity, we show
here only the internals of the VHDL process, and only the rst half of it.)
if init
0
event then arc1 <= true; end if;
if arc1 then A
i
<= (
0
1
0
; 1)after d
Ai
; end if;
if event(A
i
+ 1) then arc2 <= true; arc1 <= false; end if;
if arc2 then R
o
<= (
0
0
0
; 1)after d
Ro
; end if;
if event(R
o
  1) then arc3 <= true; arc6 <= true;
arc2 <= false; end if;
if arc6 then A
i
<= (
0
0
0
; 1)after d
Ai
; end if;
if event(A
i
  1) then arc7 <= true; arc6 <= false; end if;
if arc3 then A
o
<= (
0
0
0
; 1)after d
Ao
; end if;
if event(A
o
  1) then arc4 <= true; arc3 <= false; end if;
if arc4 then R
i
<= (
0
1
0
; 1)after d
Ri
; end if;
if event(R
i
+ 1) then arc5 <= true; arc4 <= false; end if;
if arc5andarc7 then R
o
<= (
0
1
0
; 1)after d
Ro
; end if;
if event(R
o
+ 1) then arc8 <= true; arc5 <= false;
arc7 <= false; end if;
3
This is eectively a subclass of STGs based on Marked Graph Petri nets [4].
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In order to initialize the process, signal init (from another process) res arc1 in the
rst statement. Such a specication can be simulated in the VHDL environment under
various delays d
Ai
, d
Ri
, d
Ao
, d
Ro
associated with corresponding signals (later, with logic
gates).
This specication may seem a bit bulky and hardly readable, even for such a simple
example. We present this example only to show that it is necessary before using other
VHDL forms, which are not syntactically close to the initial STG. The single advantage
of MIV form is its exact correspondence to STG.
4.2 Non-marked indexed form (NIV)
The explicit notion of marking can be erased by removing (intermediate) variables
arc1; arc2; : : : as well as all corresponding transitions while preserving the initial causality
relations. The obtained architecture is called the non-marked indexed VHDL (NIV) form,
with the whole converta process looking as follows:
if event(+initorR
o
+ 2) then A
i
<= (
0
1
0
; 1) after d
Ai
; end if;
if event(A
i
+ 1) then R
o
<= (
0
0
0
; 1) after d
Ro
; end if;
if event(R
o
  1) then A
i
<= (
0
0
0
; 1) after d
Ai
; end if;
if event(R
o
  1) then A
o
<= (
0
0
0
; 1) after d
Ao
; end if;
if event(A
o
  1) then R
i
<= (
0
1
0
; 1) after d
Ri
; end if;
if event(R
i
+ 1andA
i
  1) then R
o
<= (
0
1
0
; 1) after d
Ro
; end if;
if event(R
o
+ 1) then A
i
<= (
0
1
0
; 2) after d
Ai
; end if;
if event(A
i
+ 2) then R
o
<= (
0
0
0
; 2) after d
Ro
; end if;
if event(R
o
  2) then A
i
<= (
0
0
0
; 2) after d
Ai
; end if;
if event(R
o
  2) then A
o
<= (
0
1
0
; 1) after d
Ao
; end if;
if event(A
o
+ 1) then R
i
<= (
0
0
0
; 1) after d
Ri
; end if;
if event(R
i
  1andA
i
  2) then R
o
<= (
0
1
0
; 2) after d
Ro
; end if;
It is easier for understanding than the MIV form, its rst six lines describing the
same behaviour as the latter above, which can be veried by simulation under various
distributions of delays d
Ai
, d
Ri
, d
Ao
, d
Ro
using standard VHDL tools. Alternatively, one
may examine the causal relations between signal transition events.
Note that similar transformation from the MIV to NIV form may not always be done
successfully by simple deletion of arcs in the MIV form. For more complex examples, one
may need to add auxiliary signals and their transitions, just as for converting the NIV
form to the form considered in the following subsection.
4.3 Non-marked non-indexed form (NNV)
In order to get closer to the nal equations we need to get rid of indexes. If we simply try
to delete all indexes from the NIV specication, the corresponding architecture will not
perform correctly. Indeed, indices much like arcs in the subsection 4.1, bear some form of
memory (though a \global" one as opposed to the \local" memory of arcs) in the model's
behaviour, helping it to distinguish between semantically dierent states. It is easy to
observe that such an (incorrectly obtained) architecture and the NIV one describe two
dierent behaviours, even under equal delays d
Ai
= d
Ri
= d
Ao
= d
Ro
.
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A correct non-marked non-indexed VHDL (NNV) architecture is given below, an aux-
iliary signal X having been inserted in it
4
.
if event(+initor +R
o
) then A
i
<=
0
1
0
after d
Ai
; end if;
if A
o
=
0
1
0
andevent(+A
i
) then X <=
0
0
0
after d
X
; end if;
if event( X) then R
o
<=
0
0
0
after d
Ro
; end if;
if X =
0
0
0
andevent( R
o
) then A
i
<=
0
0
0
after d
Ai
; end if;
if event( R
o
) then A
o
<=
0
0
0
after d
Ao
; end if;
if event( A
o
) then R
i
<=
0
1
0
after d
Ri
; end if;
if X =
0
0
0
and
event(+R
i
and  A
i
) then R
o
<=
0
1
0
after d
Ro
; end if;
if event(+R
o
) then A
i
<=
0
1
0
after d
Ai
; end if;
if A
o
=
0
0
0
andevent(+A
i
) then X <=
0
1
0
after d
X
; end if;
if event(+X) then R
o
<=
0
0
0
after d
Ro
; end if;
if event( R
o
) then A
i
<=
0
0
0
after d
Ai
; end if;
if X =
0
1
0
andevent( R
o
) then A
o
<=
0
1
0
after d
Ao
; end if;
if event(+A
o
) then R
i
<=
0
0
0
after d
Ri
; end if;
if X =
0
1
0
and
event( R
i
and  A
i
) then R
o
<=
0
1
0
after d
Ro
; end if;
4.4 Equations VHDL form (EV)
NNV is the form where any binary signal transition and hence its value depends only on
the values of other input and output signals (and possibly, some additional state signals)
within the sensitivity lists of the process. Thus, NNV can be considered as a specic
form of incompletely determined Boolean functions. It is ready to generate truth tables
for non-input signals (implied values) and then equations in a traditional way [4]. The
resulting architecture will be as follows:
if event(+initor +R
o
) then A
i
<=
0
1
0
after d
Ai
; end if;
if X =
0
0
0
andevent( R
o
) then A
i
<=
0
0
0
after d
Ai
; end if;
if event( A
o
) then R
i
<=
0
1
0
after d
Ri
; end if;
if event(+R
o
) then A
i
<=
0
1
0
after d
Ai
; end if;
if event( R
o
) then A
i
<=
0
0
0
after d
Ai
; end if;
if event(+A
o
) then R
i
<=
0
0
0
after d
Ri
; end if;
A
o
<= (A
o
andR
o
)or(A
o
andX)or(notR
o
andX)after d
Ao
;
R
o
<= (notA
i
andR
i
andnotX)or(notA
i
andnotR
i
andX)or
(A
o
andR
o
andX)or(notA
o
andR
o
andnotX)after d
Ro
;
X <= (A
i
andnotA
o
andR
o
)or(notA
i
andX)or
(R
i
andX)or(notR
o
andX)after d
X
;
Such a form, where the behavior of all non-input signals is given by their Boolean
equations, is called the equation VHDL (EV) form. Note that one needn't perform the
overall conversion of any initial form to the NNV one to obtain only a partial logic
implementation solution. In order to get the equation, say, for signal A
o
, it is sucient
to end up at any mixed form, making sure that signal A
o
depends only on binary signals.
In this case, the following VHDL architecture can be used (where the whole environment
of Ao element is described in eventual manner):
4
We leave out actual theory behind such an insertion; this theory is related to solving the Complete
State Coding, discussed, e.g., in [4, 9].
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if event(+initor +R
o
) then A
i
<=
0
1
0
after d
Ai
; end if;
if A
o
=
0
1
0
andevent(+A
i
) then X <=
0
0
0
after d
X
; end if;
if event( X) then R
o
<=
0
0
0
after d
Ro
; end if;
if X =
0
0
0
andevent( R
o
) then A
i
<=
0
0
0
after d
Ai
; end if;
if event( A
o
) then R
i
<=
0
1
0
after d
Ri
; end if;
if X =
0
0
0
and
event(+R
i
and  A
i
) then R
o
<=
0
1
0
after d
Ro
; end if;
if event(+R
o
) then A
i
<=
0
1
0
after d
Ai
; end if;
if A
o
=
0
0
0
andevent(+A
i
) then X <=
0
1
0
after d
X
; end if;
if event(+X) then R
o
<=
0
0
0
after d
Ro
; end if;
if event( R
o
) then A
i
<=
0
0
0
after d
Ai
; end if;
if event(+A
o
) then R
i
<=
0
0
0
after d
Ri
; end if;
if X =
0
1
0
and
event( R
i
and  A
i
) then R
o
<=
0
1
0
after d
Ro
; end if;
A
o
<= (A
o
andR
o
)or(A
o
andX)or(notR
o
andX)after d
Ao
;
4.5 Alternative signals insertions
Here we only illustrate an idea of manipulation with more auxiliary signals. Let us use
two such signals X and Y instead of just one signal X, as was done in subsection 4.3.
One of their possible placements gives the following new NNV form:
if event(+initor +R
o
) then A
i
<=
0
1
0
after d
Ai
; end if;
if A
o
=
0
1
0
andevent(+A
i
) then X <=
0
1
0
after d
X
; end if;
if event(+X) then R
o
<=
0
0
0
after d
Ro
; end if;
if X =
0
1
0
andevent( R
o
) then A
i
<=
0
0
0
after d
Ai
; end if;
if event( R
o
) then A
o
<=
0
0
0
after d
Ao
; end if;
if event( A
o
) then R
i
<=
0
1
0
after d
Ri
; end if;
if X =
0
1
0
and
event(+R
i
and  A
i
) then X <=
0
0
0
after d
X
; end if;
if event( X) then R
o
<=
0
1
0
after d
Ro
; end if;
if event(+R
o
) then A
i
<=
0
1
0
after d
Ai
; end if;
if A
o
=
0
0
0
andevent(+A
i
) then Y <=
0
1
0
after d
Y
; end if;
if event(+Y ) then R
o
<=
0
0
0
after d
Ro
; end if;
if event( R
o
) then A
i
<=
0
0
0
after d
Ai
; end if;
if Y =
0
1
0
andevent( R
o
) then A
o
<=
0
1
0
after d
Ao
; end if;
if event(+A
o
) then R
i
<=
0
0
0
after d
Ri
; end if;
if Y =
0
1
0
and
event( R
i
and  A
i
) then Y <=
0
0
0
after d
Y
; end if;
if event( Y ) then R
o
<=
0
1
0
after d
Ro
; end if;
The latter may be transformed to an EV form which is considerably simpler even than
the minimal solution obtainable for the case of using a single auxiliary signal X. Only the
equation part is shown below, because its event-based part is the same as the one from
subsection 4.4 (upper part of the rst example).
A
o
<= (notR
o
andY )or(notXandA
o
)or(R
o
andA
o
)after d
Ao
;
R
o
<= notXandnotY after d
Ro
;
X <= (notR
i
andA
i
andR
o
)or(notR
i
andX)or(A
i
andX)after d
X
;
Y <= (R
i
andA
i
andR
o
)or(R
i
andY )or(A
i
andY )after d
Y
;
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It illustrates the fact that the \quality" of the obtained solution depends more on how
fortunate the \state coding" or, equally, the placement of auxiliary signals is, than on the
minimization of Boolean functions. However, this problem is more dicult to formalize
than the latter one, which explains our adherence to interactive synthesis, particularly in
VHDL environment.
5 Conclusion
We have described a set of equivalent representation forms, making up a notational frame-
work for a VHDL-based logic-level synthesis environment. These forms allow the designer
to interfere into the process of logic synthesis from STGs into Boolean functions for non-
input signals. The designer may easily represent the circuit's functionality at dierent
levels of \behavioural identication", making use of or excluding the explicit notion of
marking (arcs), occurrence numbers (indices) and event-based causality. Using mixed
forms, such as NNV and EV, the designer may combine event-based and level-based parts
of the design description. Such combinations may be useful for simulating the compo-
sitions of logic parts of the circuit with some analogue parts (such as mutual exclusion
elements and arbiters), whose external behaviour can only be captured at the event-based
level. Furthermore, compositions of partial implementations (in EV form) with their sur-
rounding environment (in other forms) can be eciently modelled and subject to simu-
lation and/or formal verication (e.g., checking for speed-independence [5] or correctness
under timing constraints [6]).
The NIV architecture seems to be most convenient for VHDL behavioral descriptions
in an event-based (i.e., causal) manner, while the MIV and NNV architectures are useful
rather as bridges between STG and equations, respectively. Conversions between one
architecture and another can be considered as a sort of specic approach to solving the
CSC problem within VHDL environment, the latter being useful for informal estimations
of possible insertions of new signals.
A similar approach [8] was used for synthesis of circuits in a specic (antitonic) logic
basis, however, without use of VHDL. Note that this approach also avoided working
with state-based representations (for the reasons of complexity reductions). Recent ap-
plications of the approach to SIS benchmarks indicates an essential source for reducing
complexity under equal other conditions. This approach, combined with the VHDL en-
vironment, supports the designer's interactive interference while transforming an STG
to equations, deriving, step-by-step, one equation after another and `tting' them into a
given logic basis. Some routines for deriving equations directly from the NIV and NNV
form (without using state graph) are being currently developed.
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